

PIN-array - halfbridge driver SKiiP 2, 3 GB 2, 3, 4-fold

PIN-array - single phase bridge driver SKiiP2 type „GH”

X1:

Pin	signal	remark
1	shield	
2	BOT IN ²⁾	positive 15V CMOS logic; 10 kΩ impedance, don't connect when using fiber optic
3	ERROR OUT ¹⁾	LOW = NO ERROR; open Collector Output; max. 30 V / 15 mA don't connect when using fiber optic, propagation delay 1 µs min. pulselwidth error-memory-reset 9 µs
4	TOP IN ²⁾	positive 15V CMOS logic; 10 kΩ impedance don't connect when using fiber optic
5	Overtemp. OUT ¹⁾	LOW = NO ERROR = $\vartheta_{DCB} < 115 \pm 5^\circ\text{C}$ open collector Output; max. 30 V / 15 mA „low“ output voltage < 0,6 V „high“ output voltage max. 30 V
6	+ 24 V _{DC} IN	24 V _{DC} (SKiiP 2: 20 - 30 V, SKiiP 3: 13 - 30 V)
7	+ 24 V _{DC} IN	don't supply with 24 V, when using + 15 V _{DCIN} supply voltage monitoring threshold 19,5 V
8	+ 15 V _{DC} IN (SKiiP 2 only)	15 V _{DC} ± 4 % power supply
9	+ 15 V _{DC} IN (SKiiP 2 only)	don't supply with 15 V, when using + 24 V _{DCIN} supply voltage monitoring threshold 13 V
8	+ 15 V _{DC} OUT	max. 50 mA auxiliary power supply when
9	+ 15 V _{DC} OUT	SKiiP system is supplied via pin 6/7
10	GND	GND for power supply and
11	GND	GND for digital signals
12	Temp. analog OUT or U _{DC} analog OUT ³⁾	U _{DC} when using option “U” actual DC-link voltage, 9 V refer to U _{DCmax} max. output current 5 mA; overvoltage trip level 9 V
13	GND aux	reference for analog output signals
14	I analog OUT	SKiiP 2 and SKiiP 3 with Al₂O₃ ceramic substrate current actual value 8,0 V ⇔ 100 % I _C @ 25 °C overcurrent trip level 10 V ⇔ 125 % I _C @ 25 °C current value > 0 ⇔ SKiiP system is source current value < 0 ⇔ SKiiP system is sink SKiiP 3 with AlN ceramic substrate: refer to corresponding datasheet

¹⁾ Open collector output, external pull up resistor necessary²⁾ „high“ (min) 11,2 V, „low“ (max) 5,4 V; SKiiP 3: 1 nF capacitance added signal to GND³⁾ When using option “U” the analog temperature signal is not available

X1:

Pin	signal	remark
1	shield	
2	BOT HB 1 IN ²⁾	positive 15V CMOS logic; 10 kΩ impedance
3	TOP HB 1 IN ²⁾	positive 15V CMOS logic; 10 kΩ impedance
4	BOT HB 2 IN ²⁾	positive 15V CMOS logic; 10 kΩ impedance
5	TOP HB 2 IN ²⁾	positive 15V CMOS logic; 10 kΩ impedance
6	Ground fault protection	0V: Disable not connected: ENABLE
7	Overtemp. OUT ¹⁾	LOW = NO ERROR = $\vartheta_{DCB} < 115 \pm 5^\circ\text{C}$ open collector Output; max. 30 V / 15 mA „low“ output voltage < 0,6 V „high“ output voltage max. 30 V
8	ERROR OUT ¹⁾	LOW = NO ERROR; open collector Output; max. 30 V / 15 mA propagation delay 1 µs, min. pulselwidth error-memory-reset 8 µs
9	GND	GND for power supply and
10	GND	GND for digital signals
11	+ 15 V _{DC} IN	15 V _{DC} ± 4 % power supply
12	+ 15 V _{DC} IN	don't supply with 15 V, when using + 24 V _{DCIN} supply voltage monitoring threshold 13 V
13	+ 24 V _{DC} IN	24 V _{DC} (20 - 30 V) power supply
14	+ 24 V _{DC} IN	don't supply with 24 V, when using + 15 V _{DC} supply voltage monitoring threshold 15,6 V
15	U _{DC} analog OUT	U _{DC} when using option „U“ actual DC-link voltage, 9,0 V refer to U _{DCmax}
16	Temp. analog OUT	max. output current 5 mA
17	GND aux	reference for analog output signals
18	I analog OUT HB 1	current actual value, 8,0 V refer to 100 % I _C overcurrent trip level 10 V ⇔ 125 %; I _C @ 25 °C current value > 0 ⇔ SKiiP is source current value < 0 ⇔ SKiiP is sink
19	I analog OUT HB 2	current actual value, 8,0 V refer to 100 % I _C overcurrent trip level 10 V ⇔ 125 %; I _C @ 25 °C current value > 0 ⇔ SKiiP is source current value < 0 ⇔ SKiiP is sink
20	GND aux	reference for analog output signals

¹⁾ Open collector output, external pull up resistor necessary²⁾ „high“ (min) 11,2 V, „low“ (max) 5,4 V